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ABSTRACT 
The very long baseline interferometry (VLBI) groups at the Jet Propulsion Laboratory (JPL) and 
the California Institute of Technology are jointly constructing a multistation, multi-channel cross- 
correlation processor using the 250 kbit to 4 Mbit recording format developed for the Goddard/ 
Haystack Mark III VLBI system. The design is modular, using bit-sliced micro-processors to per- 
form the routine calculations for phase and delay on a per station basis, as well as for fractional 
bit-shift correction and Fourier transformation of the correlation coefficients on a per baseline 
basis. Plans call for completion in 198 1 of a three station 28 channel processor that will easily ex- 
pand to 10 stations, 28 channels. 
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Figure 1. Block l/II VLBI processors. 
Figure 2. Schematic diagram of Block I I VLBI processor. 
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Figure 3. Block diagram of Block II VLBI processor single frequency channel. 
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Figure 4. Schematic diagram of station module. 
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Figure 6. Station module update algorithms. 
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Figure 6. Schematic diagram of correlator module. 
